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ABSTRACT 
This work has introduced a fast and reliable method for graphical modeling of 
discrete systems control problems using extended S-system Petri Net. By adding new 
functionalities to the extended S-System Petri Net, dynamic quantities such as 
microcontroller signals transitions, system timing, interrupts, subroutines and arithmetic 
operations could now be modeled by software. A graphical-based diagram editor has 
been developed in this work to handle the model entry, editing and visualization. The 
diagram editor contains all the basic facilities required for entering, editing, visualization 
and syntax analysis of the S-System Petri Net model. A compiler has also been built to 
compile the graphical model and generate the assembly code automatically. Together, 
the diagram editor and model compiler forms an integrated design and development tool 
called S-PNGEN. Seamless data binding between the diagram editor and the model 
compiler is achieved by using a common directed-graph framework to internally 
represent the model diagrams. Diagram syntax checking was implemented using 
attributed graph grammar. Also introduced in this work is an efficient method for 
implementing the control solutions on a microcontroller. This involves the development 
of a procedure for automatically mapping S-System Petri Net models constructed in the 
diagram editor to control flow graphs. The procedure uses a notion called graph nesting 
to help the design tool read and understand S-System model diagrams and transform 
them into control flow graphs. Conversion of an S-System Petri Net model into a control 
flow graph is an innovative approach introduced in this work for automatic code 
generation as it guarantees the production of the correct code layout and information for 
use by the compiler. By applying a syntax-directed translation on the control flow graph 
constructed, the built-in compiler then automatically generates the assembly code for the 
target microcontroller. 
V l l 
ABSTRAK 
Penyelidikan ini memperkenalkan kaedah yang effisien untuk membentuk model 
bagi sistem kawalan diskrit secara grafikal dengan menggunakan extended S-System 
Petri Net. Dengan menambahkan fungsi-fungsi baru ke atas suatu S-System Petri Net, 
kuantiti dinamik suatu pengawal mikro seperti isyarat, masa, subrutin, interrupts dan 
operasi aritmetik dapat dimodelkan oleh software. Satu diagram editor telah dibina 
untuk membolehkan pelukisan dan pengubahsuaian model. Diagram editor ini 
mempunyai kemudahan asas yang membolehkan pembentukan dan pengubahsuaian 
model serta melaksanakan analisis sintaks ke atas model S-System Petri Net yang dibina. 
Satu pengkompil telah dibangunkan untuk mengkompil model grafikal yang dibina dan 
juga untuk menjana kod assembly secara otomatik. Kedua-dua diagram editor dan 
pengkompil diintegrasikan sebagai suatu alat rekabentuk model dipanggil S-PNGEN. 
Kedua-dua diagram editor dan pengkompil berkongsi data dengan menggunakan rangka 
struktur data graf yang sama bagi mewakili model yang dilukis. Sintaks model 
diimplementasikan melaiui attributed graph grammar. Hasil kerja ini juga 
memperkenalkan suatu prosedur yang memetakan model S-System Petri Net yang dibina 
dalam diagram editor kepada control flow graphs. Prosedur ini menggunakan suatu 
konsep graph nesting yang membolehkan alat rekabentuk kami membaca dan 
memahami model S-System Petri Net dan mengubahnya kepada control flow graphs. 
Pertukaran model kepada control flow graphs merupakan satu inovasi di dalam kerja ini 
untuk menjana kod secara otomatik kerana ia dapat memberikan bentangan kod yang 
betul dan maklumat untuk kegunaan pengkompil. Dengan mengaplikasikan syntax-
directed translation ke atas control flow graphs yang dibina, pengkompil dapat 
menjanakan kod assembly untuk suatu pengawal mikro secara otomatik. 
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Since its introduction by Carl Petri in 1962, Petri net (PN) has found a 
number of important applications in the areas of modeling sequential behavior and 
process concurrency. In the manufacturing environment, the net-theoretic approach 
of PN has made it especially valuable in the modeling and design of discrete control 
and manufacturing systems (Desrochers and Al-Jaar, 1995) (Zhou and Venkatesh, 
1999). In the area of control system modelling, the ordinary PN of Carl Petri has 
been subject to numerous simplifications on the one hand, and extensions on the 
other hand, tailored according to the level of sophistication expected of the formal 
model. In general, the simplifications have been intended to result in a simple 
formal model for the complex systems studied, while the extensions have been used 
to add functionalities to the net which would widen the scope of applications, such as 
for developing a full model of the hardware and software characteristics of logic and 
digital controllers. Also, the extended PNs have been used as formal models for 
developing^ more systematic and structured controller programs (Frey and Litz, 
2000). 
Grafcet which is a subset of PN is a notable example of an extended PN. 
Drawing its inspiration from PN, Grafcet has been used as the basis for the 
international standard Sequential Function Chart (SFC), a graphical language for 
specifying programmable logic controllers (PLC) (David, 1995). Another example 
2 
of extended PN is Signal Interpreted PN (SIPN), which allows explicit description of 
input/output in a well defined way; its application in specifying PLC is found in 
(Frey and Minas, 2000) and (Minas and Frey, 2002). 
Encouraging results have been obtained in the areas of specifying digital 
controllers and automatic code generation by extending the features of PN. 
(Machado, Fernandes and Proenca, 1997) for example, has used shobi-PN (a PN 
extension approach based on SIPN) to specify logic control in programmable logic 
device^PLD). Their work resulted in automated VHDL code for PLDs. Petri Net for 
Digital Systems (PNDS) proposed by (Oliveira and Marranghello, 2000) contains 
most of the features needed for a methodical modeling of digital systems. 
An Extended Quasi-Static Scheduling (EQSS) method for formally 
synthesizing and automatically generating code for embedded software using the 
Complex-Choice Petri Nets (CCPN) models has been proposed in (Su and Hsiung, 
2002). Their work resulted in generation of POSIX based multi-threaded embedded 
software program in the C programming language. The C code generated is 
applicable for hardware platform such as Application Specific Integrated Circuits 
(ASICs), Application Specific Instruction Set Processors (ASIPs) and PLDs. Another 
approach using PN extension called Timed Free Choice Petri Nets (TFCPN) to 
model embedded real time software (ERTS) is found in (Hsiung, Lee and Su, 2002). 
The objective of the work is to synthesize complex ERTS to meet up limited 
embedded memory requirements and to satisfy hard real-time constraints. 
In the area of control system design, current design requirements and 
practices have reached a high degree of complexify that prevents their efficient 
realization without sophisticated computer-aided specification and implementation 
tools (Fernandes, Adamski and Proenca, 1997) (Frey and Minas, 2000) (Minas and 
Viehstaedt, 1995). Specification here is concerned with the description of the PN 
model and its attributes, which can be specified either textually through textual 
editors or graphically through CAD tools. The word implementation in the software 
context refers to the generation of a piece of code written in some computer 
programming language. This code should be ready to use when a low-level language 
